This paper presents an analytical and experi mental study of a capacitor-diode voltage multi plier without a transformer which offers the pos sibility of high efficiency with light weight. D.c.-d.c. conversion efficiencies of about 94 per cent were achieved at output powers of 150 watts at 1000 volts using 8* multiplication.
INTRODUCTION
Power processing equipment used in space flight applications should be lightweight, and have the ability to deliver a wide range of output power while maintaining a high efficiency. Pres ently available equipment, which typically is a d.c.-d.c. converter including a transistor chopper with a transformer for voltage transformation, does not completely meet these requirements. Sys tems with high efficiency (90 to 95 percent) can be designed and built, but the total system weight is substantially higher than desired.
The voltage multiplier concept, which uses capacitors and diodes for voltage transformation, appears at tractive as an alternative. This paper extends the concept of the tran sistor chopper driven capacitor diode voltage mul tiplier (CDVM) d.c.-d.c. converter (Refs. 1 to 4) to a wide range of weights, efficiencies, and out put power by exploring the tradeoffs between the CDVM converter design parameters.
This investiga tion indicates that it is possible to design either a very lightweight converter with somewhat reduced efficiency, a very high efficiency con verter with a somewhat increased weight, or an inbetween converter where the efficiency and weight can be tailored to a given application.
A lOO^watt, 1000-volt experimental model with a chopping frequency of 70 kHz was used for all testing.
Efficiencies as high as 94^-percent were attained at 100 watts output with a component weight of about 2 kg/kW and a 92^-percent effi ciency at a component weight of 1 kg/kW. Thus the CDVM d.c.-d.c. converter offers a better com bination of efficiency and weight, compared to conventional power processing, and also has the capability of a wide range of weight and effi ciency to fit a given application. EXPERIMENTAL MODEL Figure 1 shows a circuit diagram of the ex perimental CDVM converter used to obtain the data in this report.
The converter consists of a transistor chopper (driven at 70 kHz) connected directly into a voltage multiplier with Ν • 8. No transformer is required, which is a major ad vantage from a weight, cost, and efficiency stand point.
Two d.c. power supplies were used in the experimental setup for versatility and conveni ence.
One supply could be used (with a voltage of 2 Vi) without affecting the converter performance. The nominal output voltage of the experimental model was 1000 volts with the input power supplies at +130 volts and -130 volts.
LOSSES AND EFFICIENCY
The tradeoff between efficiency, weight, and output power in the CDVM converter can be deter mined from a study of the losses involved in the system. These losses along with approximate ex pressions for their value, are listed in ten cate gories.
They are:
(1) Capacitance charging losses (Ref. 
where iT qff ^s t n e residual current flowing through the transistor when it is off. This cur rent is of the order of milliamperes so that P7 P5 was.
cannot be ignored as P^ was. Again, the factor of 2 is necessary because the chopper has two transistors.
(8) Transistor base drive losses. This is about 1 watt at 100 watts output. An approximate expression for this loss is
where is in the transistor drive voltage.
The average transistor collector current is NIL, so that the average base current is approximately ÎLN/3 and the base drive power is as given in Eq.
(8). Again, second order effects were ig nored.
It is believed that this loss can be de creased as the output power is reduced. 
This switching loss is unusual in that it does not depend on the chopping frequency f. The reason for this is that peak value of the transistor cur rent wave shape with period τχχ is inversely proportional to f so that the factor drops out in the final result.
(10) Switching losses in the CDVM diodes. The diode switching loss P^q is negligible, since the switching time for turn on is substan tially less for good diodes than for transistors. The equation given for Ρχο in Table I is an upper limit for the case of zero rise time on the diode volts. Table I lists these losses, the equation which characterizes each loss, and a calculated value for each loss (for an output power of 100 W) as a percentage of the output power.
Transistor losses made up about 60 percent of the total. Second order effects have not been included, since the individual losses are small.
The definition of symbols used in the equations are shown in Table II .
The values of the parameters needed for the calculations were either determined from a di rect laboratory measurement or obtained from the manufacturer's specification. The values used are given in Table III .
The values shown are for com mercially available components.
Further selection or special development of components could bring further reduction of losses or weight. This is especially true of the capacitors, which make up the bulk of the weight of the converter.
With the above losses it is possible to write an overall efficiency equation as follows:
P L " " P L + P l + P 2 · · · P 10
If the experimental test model values are used in the above equation, a value of 94 percent is obtained for the overall efficiency at an out put of 100 watts.
The measured efficiency of the experimental model checks closely with this figure
EXPERIMENTAL RESULTS
Because of the lower frequencies normally used in conventional d.c.-d.c. converters, the re verse junction capacitance charging losses (P£, Ρ 3 Table I ) have little effect on conversion effi ciency, and are not normally treated.
Because the CDVM converter operates at a higher frequency (70 kHz) these losses do contribute to the total loss of the system. Therefore they were experi mentally verified by adding extra capacitance across the diodes and/or transistors to simulate larger junction capacitance.
The results of these measurements (Fig. 2) show that efficiency is re duced linearly with an increase in capacitance, which demonstrates the importance of designing with low junction capacitance transistors and diodes.
The effect of these losses is further illus trated in Fig. 3 The transistor base drive circuit loss (P3 Table I ) is not in cluded in this figure, but an estimate indicates that this loss will lower the efficiencies by about 1 percent.
The experimental data also in dicates that the overall efficiency remains rela tively constant over a wide range of output power, since the efficiency varies only 2 percent between 25 and 150 watts (Cu = 4yF; top curve Fig, 3) . Because the weight of the CDVM is strongly de pendent on the value of Cu, and since the effi ciency increases with larger values of Cu, it is possible to use these tradeoffs to optimize a system for a particular application.
For a value of Cu of 2 microfarads the capacitors to Cjr make up about two thirds of the total weight, with the rest being due to transistors, diodes, and other components.
For the case when Cu is equal to 4 microfarads, the capacitor weight is five sixths of the total. Reducing the capacitance value Cu reduces the weight, but increases the losses due to capacitor charging.
Clearly, what is needed here is a higher energy density (lighter weight) capacitor, so that it would be possible to keep the effi ciency high with large values of Cu, without paying a corresponding weight penalty.
SUMMARY OF RESULTS
An analytical and experimental investigation of a d.c.-d.c. converter using a capacitor-diode voltage multiplier was made with the following results.
1. Ten separate losses were identified in the CDVM converter. Difficult design problems are not anticipated when the CDVM converter is extended to a power processing system.
The input filter design should be straightforward and have a low component weight due to the higher chopping frequency, and the out put filtering should be minimal due to the filter ing action of the CDVM. 
